//10MHz Osc
//= 80MHz with /2, x32, /2 PLL
//= 40MIPS
//= 25nS per instruction
//How it works:
//Input OSC = 10MHz (1.6 MHz to 16MHz required)
//10MHz / 2 = 5MHz (0.8 MHz to 8 MHz required)
//PLLFBD = 30 = x32 = 160MHz (100 MHz to 200 MHz required)
//CLKDIV 7:6 = 0 = \2 = 80MHz (12.5 MHz to 80 MHz requried, which generates device operating speeds of 6.25-40 MIPS).



//8MHz Osc
//PLLDIV = /2 = 4MHz (4MHz required for 96MHz PLL if used)
//This generates 96MHz internally
//CPDIV = /1 (we don't set it and that is default)
//Then there is a fixed /3 divider.
//So we get 32MHz out.
//The processor clock source is divided by two to produce the internal instruction cycle clock (Fcy = Fosc/2)
//So we have 16MIPS / 16MHz clock for instruction execution and peripherals.
//= 62.5nS per instruction

We benefit hugely from resources on the web so we decided we should try and give back some of our knowledge and resources to the community by opening up many of our company’s internal notes and libraries through mini sites like this. We hope you find the site helpful.
Please feel free to comment if you can add help to this page or point out issues and solutions you have found, but please note that we do not provide support on this site. If you need help with a problem please use one of the many online forums.


Your email address will not be published.